# PATENT ABSTRACTS OF JAPAN

(11)Publication number:

09-018540

(43)Date of publication of application: 17.01.1997

(51)Int.Cl.

H04L 29/02

(21)Application number: 07-164907

(71)Applicant: FUJITSU LTD

(22)Date of filing:

30.06.1995


(72)Inventor: NISHIKAWA KATSUHIKO

# (54) DATA TRANSFER SYSTEM

# (57)Abstract:

PURPOSE: To eliminate unnecessary reading from and writing to a memory and to improve transfer speed by previously generating a header by writing dummy data so as to make an integral multiple of the number at the tail of 1st data.

CONSTITUTION: A transfer means 2 informed of the head address P1 of a header in a memory 1 and the head address of data reads the header and additional data (dummy data), written previously to an integral multiple of some number, out of the address P1 and transfers them to a network. Then the data are read out in blocks from the reported head address P2 of the data in the memory 1 while sectioned to an integral multiple of the certain number, and transferred to the network. Those are repeated to the end of the data. It is not necessary to read and write the data out and in the memory 1 to make blocks the integral multiple of the certain number like before, and the data can be transferred fast.



#### (19)日本国特許庁 (JP)

# (12) 公開特許公報(A)

庁内整理番号

(11)特許出願公開番号

# 特開平9-18540

(43) 公開日 平成 9年(1997) 1月17日

(51) Int.Cl.<sup>6</sup>

識別記号

FΙ

技術表示箇所

H04L 29/02

H04L 13/00

301A

審査請求 未請求 請求項の数3 OL (全 5 頁)

(21)出願番号

(22)出願日

特願平7-164907

平成7年(1995)6月30日

(71)出願人 000005223

富士通株式会社

神奈川県川崎市中原区上小田中4丁目1番

1号

(72)発明者 西川 克彦

神奈川県川崎市中原区上小田中1015番地

富士通株式会社内

(74)代理人 弁理士 岡田 守弘


#### (54)【発明の名称】 データ転送システム

#### (57)【要約】

【目的】 本発明は、データをある数の整数倍にしチェインして転送するデータ転送システムに関し、第1のデータ(例えばヘッダ)の後部にある数の整数倍となるようにダミーデータを書き込んで作成し、この第1のデータと転送すべき第2のデータとをチェイニングして転送し、メモリ内で余分な読み書きの発生を無くし、転送速度の向上を図ることを目的とする。

【構成】 第1のデータの後部にある数の整数倍となるようにダミーデータを予め付加しておき、転送時にある数の整数倍のダミーデータの付加された第1のデータ、および第2のデータをある数の整数倍に区切ってチェインして転送する手段を備えるように構成する。

### 本発明の1実施例構成図



### 【特許請求の範囲】

【請求項1】データをある数の整数倍にしチェインして 転送するデータ転送システムにおいて、

第1のデータの後部に当該第1のデータがある数の整数 倍となるようにダミーデータを予め付加しておき、転送 時にある数の整数倍のダミーデータの付加された第1の データ、および第2のデータをある数の整数倍に区切っ てチェインして転送する手段を備えたことを特徴とする データ転送システム。

【請求項2】上記ダミーデータ中に転送しようとするデ 10 ータ長を付加したことを特徴とする請求項 1 記載のデー タ転送システム。

【請求項3】上記第1のデータをヘッダおよび第2のデ ータを転送しようとするデータとしたことを特徴とする 請求項1あるいは請求項2記載のデータ転送システム。

#### 【発明の詳細な説明】

[0001]

【産業上の利用分野】本発明は、データをある数の整数 倍にしチェインして転送するデータ転送システムに関す るものである。

【0002】ハードディスクなどの外部記憶装置に蓄積 されたデータをネットワークを介して転送する場合、デ ータの先頭にヘッダを付加してチェイニングを行う必要 がある。このようなチェイニングが可能なネットワーク のインタフェースチップなどにおいて、チェインされる データの長さがある数の整数倍でないと動作しないとい う制限がある場合がある。この制限がある場合に、簡易 かつ迅速にヘッダおよびデータのチェイニングを行うと とが望まれている。

#### [0003]

[従来の技術] 従来のチェイニングの様子を図4に示 す。図4は、従来技術の説明図を示す。

【0004】まず、外部記憶装置であるディスク装置上 のデータが一旦メモリ21の2のように連続して読み込 んで格納する。その後、転送単位毎に、予めメモリ21 の①の部分に書き込まれているヘッダを読み出して他の メモリ21の3の部分に書き込み、これに続けて、2の 部分のデータを読み出して丁度、ある数(例えば48バ イト)の整数倍となるように図中のデータNo. 1の一 部を書き込む。そして、ヘッダと残ったデータをある数 40 の整数倍となるように分割しチェイニングして転送する ようにしていた。

#### [0005]

【発明が解決しようとする課題】このため、ある数の整 数倍のヘッダを作成する際に、ヘッダを読み出して他の メモリ上に書き込み、これに続けてデータの先頭から読 み出して書き込んで、丁度ある数の整数倍としヘッダを 作成した後、この作成したヘッダと、残りのデータをあ る数の整数倍に分割してチェイニングし、ネットワーク を介して転送していたため、ヘッダを作成するためにメ 50 らヘッダとこのヘッダに続けてある数の所定数倍となる

モリ内で読み出しと書き込みが発生してしまい、しか も、残りのデータついてある数の整数倍に分けてチェイ ニングをその都度行う必要があり、余分なメモリの読み 書きなどが発生し、転送速度を低下させてしまうという 問題がある。

【0006】本発明は、これらの問題を解決するため、 第1のデータ(例えばヘッダ)の後部にある数の整数倍 となるようにダミーデータを書き込んで予めヘッダを作 成しておき、この第1のデータと転送すべき第2のデー タとをチェイニングして転送し、メモリ内で余分な読み 書きの発生を無くし、転送速度の向上を図ることを目的 としている。

#### [0007]

【課題を解決するための手段】図1を参照して課題を解 決するための手段を説明する。図1において、メモリ1 は、転送しようとするヘッダやデータなどを格納するも のである。

【0008】転送手段2は、メモリ1からヘッダおよび データを取り出してネットワークを介して宛先に転送す 20 るものである。

## [0009]

【作用】本発明は、図1に示すように、第1のデータで あるヘッダの先頭アドレスP1および第2のデータであ る転送しようとするデータの先頭アドレスP2の通知に 対応して、転送手段2が先頭アドレスP1からヘッダお よびある数の整数倍となるように予め付加されたダミー データをまとめてブロックとしてネットワークに転送す ると共に、続けて先頭アドレスP2からある数の整数倍 となるようにブロックに分けてネットワークに転送する 30 ようにしている。

【0010】との際、ヘッダ中のダミーデータに転送し ようとするデータ長を付加し、転送するようにしてい る。また、第1のデータをヘッダおよび第2のデータを 転送しようとするデータとし、転送するようにしてい

【0011】従って、第1のデータである例えばヘッダ の後部にある数の整数倍となるようにダミデータを書き 込んで予め作成しておき、この第1のデータと転送すべ き第2のデータをある数の整数倍となるように分割しチ ェイニングして転送することにより、従来のメモリ内で 余分な読み書きなどの発生を無くし、転送速度を向上さ せることが可能となる。

#### [0012]

【実施例】次に、図1から図3を用いて本発明の実施例 の構成および動作を順次詳細に説明する。

【0013】図1は、本発明の1実施例構成図を示す。 図1において、メモリ1は、第1のデータであるヘッダ および第2のデータである転送しようとするデータを格 納しようとするものである。ここでは、アドレスP1か

ように付加データを付加して格納する。また、アドレス P2から転送しようとするデータ(No.1、No.2 ・・・)を連続に格納する。

【0014】次に、データの転送時の動作を説明する。

(1) メモリ1中のヘッダの先頭アドレスP1および データの先頭アドレスP2の通知を受けた転送手段2 は、アドレスPlからヘッダおよびある数の整数倍とな るように予め書き込まれた付加データ(ダミーデータ) を読み出し、図示転送イメージのようにネットワークに 転送する。

【0015】(2) 続いて、通知を受けたメモリ1中 のデータの先頭アドレスP2からデータをある数の整数 倍となるように区切ってブロックとして読み出し、図示 転送イメージのようにネットワークに転送することを、 データが無くなるまで繰り返す。

【0016】以上によって、ヘッダおよびこのヘッダに 続いて付加データがある数の整数倍となるように予め書 き込まれているため、転送手段2はヘッダの先頭アドレ スPlおよびデータの先頭アドレスP2の通知を受ける と、そのまま図示の転送イメージのようにある数の整数 20 部13に通知する。 倍のブロックにして順次ネットワークに転送でき、従来 のメモリ1内である数の整数倍のブロックにするための 読み書きが不要となり、高速にデータ転送することが可 能となる。

【0017】図2は、本発明のシステムブロック図を示 す。図2において、外部記憶装置11は、磁気ディスク 装置などの外部記憶装置であって、ネットワークに転送 しようとするデータを格納するものである。

【0018】データ1/〇部12は、後述する図3に記 びとのヘッダに続けてある数の整数倍となるように付加 データをメモリ1中に書き込んだり、外部記憶装置11 から読み出したデータをメモリ1中の連続領域に書き込 んだりするものである。

【0019】送信部13は、メモリ1からヘッダおよび データをブロック (ある数の整数倍に区切ったデータ) 毎に読み出してネットワークに送信するものである。ネ ットワーク14は、送信部13から送信されたデータ (パケット、フレームなど)を宛先に転送する網であ

【0020】受信部15は、ネットワーク14を介して 送信されてきたヘッダおよびデータを受信し、データを 取り出して応用プログラムなどに渡すものである。次 に、図3の説明図の順番に従い、図1および図2の構成 の動作を詳細に説明する。

【0021】図3は、本発明の動作説明図を示す。こと で、データI/O部12、送信部13、受信部15、お よびヘッダ生成部16は、図2の同一番号のものと同一 である。

【0022】図3において、S1は、ヘッダを生成す

る。S2は、データ長を付加する。これは、S1で生成 したヘッダに付加データを丁度、ある数(例えば48バ イト)の整数倍となるように付加する。

【0023】S3は、メモリに書き込む。これは、S1 およびS2で作成したヘッダおよび付加データをある数 の整数倍にしたものを、例えば図1のメモリ1中にある 数の整数倍としたヘッダおよび付加データを図示のよう に書き込む。

【0024】S4は、データを読み込む。これは、外部 記憶装置11から送信しようとするデータを読み込む。 S5は、メモリに書き込む。これは、S4で外部記憶装 置11から読み込んだデータを、例えば図1のメモリ1 中の連続した領域に"No.1のデータ"、"No.2 のデータ"というように順次書き込む。

【0025】S6は、ヘッダ部のポインタを通知する。 これは、S3でメモリ1に書き込んだヘッダおよび付加 データの先頭アドレスP1を送信部13に通知する。S 7は、データ部のポインタを通知する。これは、S5で メモリ1 に書き込んだデータの先頭アドレスP2を送信

【0026】以上によって、データ1/O部12が指定 された宛先に指定されたデータの転送指示を受けた場合 に、ヘッダ生成部16が生成した指定された宛先などか らなるヘッダにある数の整数倍となるように付加データ を付加してメモリ1に書き込むと共に、外部記憶装置1 1から指定されたデータを読み出してメモリ1に書き込 む。そして、ヘッダおよび付加データの先頭アドレスP 1およびデータの先頭アドレスP2を送信部13に通知 して送信依頼する。これらにより、外部記憶装置11か 載するように、ヘッダ生成部16で生成したヘッダおよ 30 ら読み出したヘッダおよびデータをもとに、メモリ1上 に読み書きの回数を最小限にして書き込み、送信準備が 完了したこととなる。

> 【0027】S8は、送信部13がヘッダ/データを送 信する。これは、S6およびS7で通知を受けたヘッダ 部のポインタ(先頭アドレスP1)およびデータ部のポ インタ(先頭アドレスP2)からそれぞれヘッダ(ヘッ ダ+付加データ) およびデータを順次ネットワークに送

【0028】S9は、S8で送信されたヘッダを受信部 40 15 が受信する。S10は、データを受信する。Cれ は、S9でヘッダを受信したことに続いて、データを受 信する。

【0029】S11は、受信データ長=データ長か判別 する。これは、受信した受信データ長がヘッダに設定さ れたデータ長と等しいか判別する。YESの場合には、 全てのデータの受信済みと判明したので、一連の処理を 終了する。一方、NOの場合には、未だ受信してないデ ータがあると判明したので、S10に戻り、データ受信 を繰り返す。

50 【0030】本実施例においては、ヘッダとデータをメ

(4)

モリ1 に格納するとしたが、別々のメモリに格納しても よい。

#### [0031]

【発明の効果】以上説明したように、本発明によれば、第1のデータ(例えばヘッダ)の後部にある数の整数倍となるように付加データを書き込んでおき、との第1のデータと転送すべき第2のデータを分割しチェイニングして転送する構成を採用しているため、従来のメモリ内で余分な読み書きの発生を無くし、転送速度の向上を図ることができる。

【図面の簡単な説明】

【図1】本発明の1実施例構成図である。

\*【図2】本発明のシステムブロック図である。

【図3】本発明の動作説明図である。

【図4】従来技術の説明図である。

【符号の説明】

1:メモリ

2:転送手段

11:外部記憶装置

12:データI/O部


13:送信部

10 14:ネットワーク

15: 受信部


【図1】

# 本発明の1実施例構成図




【図2】

#### 本発明のシステムブロック図




(図3)

# 本発明の動作説明図



【図4】

従来技術の説明図



# PATENT ABSTRACTS OF JAPAN

(11)Publication number:

09-018540

(43) Date of publication of application: 17.01.1997

(51)Int.Cl.

H04L 29/02

(21)Application number: 07-164907

(71)Applicant: FUJITSU LTD.

(22)Date of filing:

30.06.1995


(72)Inventor: NISHIKAWA KATSUHIKO

#### (54) DATA TRANSFER SYSTEM

### (57)Abstract:

PURPOSE: To eliminate unnecessary reading from and writing to a memory and to improve transfer speed by previously generating a header by writing dummy data so as to make an integral multiple of the number at the tail of 1st data.

CONSTITUTION: A transfer means 2 informed of the head address P1 of a header in a memory 1 and the head address of data reads the header and additional data (dummy data), written previously to an integral multiple of some number, out of the address P1 and transfers them to a network. Then the data are read out in blocks from the reported head address P2 of the data in the memory 1 while sectioned to an integral multiple of the certain number, and transferred to the network. Those are repeated to the end of the data. It is not necessary to read and write the data out and in the memory 1 to make blocks the integral multiple of the certain number like before, and the data can be transferred fast.



JPO and INPIT are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

#### **CLAIMS**

# [Claim(s)]

[Claim 1] In a data transfer system which makes data an integral multiple of a certain number, chains it, and transmits it, Dummy data is beforehand added so that it may become a number of integral multiples which have the 1st data concerned in the rear of the 1st data, A data transfer system provided with a means to divide into an integral multiple of a certain number the 1st data in which dummy data of a number of integral multiples which exist at the time of transmission was added, and the 2nd data, to chain them, and to transmit them.

[Claim 2] The data transfer system according to claim 1 adding data length which it is going to transmit in the above-mentioned dummy data.

[Claim 3] Claim 1 using the 1st data of the above as data which is going to transmit a header and the 2nd data, or the data transfer system according to claim 2.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

# **DETAILED DESCRIPTION**

[Detailed Description of the Invention] [0001]

[Industrial Application] This invention makes data the integral multiple of a certain number, and relates to the data transfer system chained and transmitted.

[0002]When transmitting the data stored in external storages, such as a hard disk, via a network, it is necessary to add a header to the head of data and to perform chaining. In the interface chip etc. of the network in which such chaining is possible, there may be restriction of not operating unless it is a number with the length of the data chained of integral multiples. When there is this restriction, to perform chaining of a header and data simply and promptly is desired.

[Description of the Prior Art]The situation of the conventional chaining is shown in <u>drawing 4</u>. <u>Drawing 4</u> shows the explanatory view of conventional technology.

[0004] First, the data on the disk unit which is an external storage once reads continuously like \*\* of the memory 21, and stores. Then, read the header currently beforehand written in the portion of \*\* of the memory 21 for every transfer unit, and it writes in the portion of \*\* of other memories 21, A part of data No.1 in a figure is written in so that the data of the portion of \*\* may be read and it may become an integral multiple of a certain number (for example, 48 bytes) exactly after this. And he divides and carries out chaining and was trying to transmit a header and the remaining data so that it may become an integral multiple of a certain number.

[Problem(s) to be Solved by the Invention] For this reason, when creating the header of the integral multiple of a certain number, read a header and write in on other memories, and read from the head of data after this and it writes in, Since the remaining data was divided into the integral multiple of a certain number, chaining was carried out to this created header and it had transmitted via the network, after considering it as the integral multiple of a certain number exactly and creating a header, In order to create a header, read—out and writing occur within a memory, moreover it is necessary to divide into the integral multiple of the remaining numbers of data \*\*\*\*\*\*\*\*\*, and to perform chaining each time, reading and writing of an excessive memory, etc. occur, and there is a problem of reducing a transfer rate.

[0006] This invention writes in dummy data and creates the header beforehand so that it may become a number at the rear of the 1st data (for example, header) of integral multiples, in order to solve these problems, Chaining of this 1st data and the 2nd data that should be transmitted is carried out, it is transmitted, generating of excessive reading and writing is lost within a memory, and it aims at aiming at improvement in a transfer rate.

[0007]

[Means for Solving the Problem] With reference to drawing 1, The means for solving a technical problem is explained. In drawing 1, the memory 1 stores a header, data, etc. which it is going to

transmit.

[0008] The transfer means 2 takes out a header and data from the memory 1, and transmits them to an address via a network.

[0009]

[Function] This invention corresponds to the notice of the start address P2 of the data which is the start address P1 and the 2nd data of a header which are the 1st data and which it is going to transmit, as shown in <u>drawing 1</u>, Transmit collectively the dummy data added beforehand to a network as a block so that the transfer means 2 may serve as an integral multiple of a header and a certain number from the start address P1, and. He divides into a block and is trying to transmit to a network so that it may become an integral multiple of a certain number from the start address P2 continuously.

[0010]Under the present circumstances, he adds the data length which it is going to transmit to the dummy data in a header, and is trying to transmit. He uses the 1st data as the data which is going to transmit a header and the 2nd data, and is trying to transmit it.

[0011] Therefore, write in DAMIDETA and it creates beforehand so that it may become a number which is the 1st data of integral multiples which are in the rear of a header, for example, By dividing and carrying out chaining and transmitting this 1st data and the 2nd data that should be transmitted so that it may become an integral multiple of a certain number, generating of excessive reading and writing etc. is lost within the conventional memory, and it becomes possible to raise a transfer rate. [0012]

[Example]Next, the composition and operation of the example of this invention are explained to details one by one using <u>drawing 3</u> from <u>drawing 1</u>.

[0013] Drawing 1 shows 1 example lineblock diagram of this invention. In drawing 1, the memory 1 tends to store the data which is the header and the 2nd data which are the 1st data and which it is going to transmit. Here, attached data is added and stored so that it may become a number of predetermined number twice currently continued to a header and this header from the address P1. The data (No.1, No.2 ...) which it is going to transmit from the address P2 is stored in continuation. [0014] Next, the operation at the time of a data transfer is explained.

(1) The transfer means 2 which received the notice of the start address P1 of the header in the memory 1, and the start address P2 of data, The attached data (dummy data) written in beforehand is read so that it may become an integral multiple of a header and a certain number from the address P1, and it transmits to a network like a graphic display transmission image.

[0015](2) Then, divide so that it may become an integral multiple of a certain number from the start address P2 of the data in the memory 1 which received the notice about data, read as a block, and repeat until data is lost [ transmitting to a network like a graphic display transmission image, and ]. [0016]Since it is beforehand written in so that it may become a number of integral multiples which have attached data following a header and this header by the above, If the notice of the start address P1 of a header and the start address P2 of data is received, the transfer means 2, The block of the integral multiple of a certain number is then used like the transmission image of a graphic display, it can transmit to a network one by one, the reading and writing for using the block of the integral multiple of the number which is in the conventional memory 1 become unnecessary, and it becomes possible to carry out data transfer at high speed.

[0017] <u>Drawing 2</u> shows the system block figure of this invention. In <u>drawing 2</u>, the external storages 11 are external storages, such as a magnetic disk drive, and store the data which it is going to transmit to a network.

[0018] The data I/O part 12 writes in attached data into the memory 1 so that it may indicate to drawing 3 mentioned later and may become a number of integral multiples currently continued to the header generated by the header generating part 16, and this header, or, The data read from the external storage 11 is written in the continuation field in the memory 1.

[0019] The transmission section 13 reads a header and data from the memory 1 to every block (data

divided into the integral multiple of a certain number), and transmits to a network. The network 14 is a net which transmits the data (a packet, a frame, etc.) transmitted from the transmission section 13 to an address.

[0020] The receive section 15 receives the header and data which have been transmitted via the network 14, takes out data, and hands an application program etc. Next, according to the turn of the explanatory view of <u>drawing 3</u>, operation of the composition of <u>drawing 1</u> and <u>drawing 2</u> is explained in detail.

[0021] <u>Drawing 3</u> shows the explanatory view of this invention of operation. Here, the data I/O part 12, the transmission section 13, the receive section 15, and the header generating part 16 are the same as that of the thing of the same number of <u>drawing 2</u>.

[0022]In drawing 3, S1 generates a header. S2 adds data length. Exactly, this adds attached data to the header generated by S1 so that it may become an integral multiple of a certain number (for example, 48 bytes).

[0023]S3 is written in a memory. This is written in like a graphic display of the header and attached data which made what made the header and attached data which were created by S1 and S2 the integral multiple of a certain number a number of integral multiples which are, for example in the memory 1 of drawing 1.

[0024]S4 reads data. This reads the data which it is going to transmit from the external storage 11. S5 is written in a memory. This writes the data read from the external storage 11 by S4 one by one like "the data of No.1", and "the data of No.2", for example in the continuous field in the memory 1 of drawing 1.

[0025]S6 notifies the pointer of a header unit. This notifies the transmission section 13 of the start address P1 of the header written in the memory 1 by S3, and attached data. S7 notifies the pointer of a data division. This notifies the transmission section 13 of the start address P2 of the data written in the memory 1 by S5.

[0026]When the data transfer directions specified as the address as which the data I/O part 12 was specified by the above are received, Add attached data and it writes in the memory 1 so that it may become a number in the header which consists of an address etc. which the header generating part 16 generated, and which were specified of integral multiples, and the data specified from the external storage 11 is read, and it writes in the memory 1. And the transmission section 13 is notified of the start address P1 of a header and attached data, and the start address P2 of data, and a transmission request is carried out. It means that the number of times of reading and writing is made into the minimum, and is written in on the memory 1 by these based on the header and data which were read from the external storage 11, and transmitting preparation was completed. [0027]S8, the transmission section 13 transmits a header/data. This transmits a header (header + attached data) and data to a network one by one, respectively from the pointer (start address P1) of a header unit and the pointer (start address P2) of a data division which received the notice by

[0028] The receive section 15 receives the header to which S9 was transmitted by S8. S10 receives data. This receives data after having received the header by S9.

[0029]S11 is distinguished in received-data length = data length. This distinguishes whether the received-data length which received is equal to the data length set as the header. Since finishing [ reception of all the data ] was turned out in YES, a series of processings are ended. Since it became clear that there is data which has not yet been received on the other hand in NO, it returns to S10 and data receiving is repeated.

[0030]In this example, although a header and data are stored in the memory 1, it may store in a separate memory.

[0031]

S6 and S7.

[Effect of the Invention] Attached data is written in so that it may become a number at the rear of the 1st data (for example, header) of integral multiples according to this invention, as explained

above, Since the composition which divides and carries out chaining of this 1st data and the 2nd data that should be transmitted, and transmits it is adopted, generating of excessive reading and writing can be eliminated within the conventional memory, and improvement in a transfer rate can be aimed at.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

### TECHNICAL FIELD

[Industrial Application] This invention makes data the integral multiple of a certain number, and relates to the data transfer system chained and transmitted.

[0002] When transmitting the data stored in external storages, such as a hard disk, via a network, it is necessary to add a header to the head of data and to perform chaining. In the interface chip etc. of the network in which such chaining is possible, there may be restriction of not operating unless it is a number with the length of the data chained of integral multiples. When there is this restriction, to perform chaining of a header and data simply and promptly is desired.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

#### PRIOR ART

[Description of the Prior Art]The situation of the conventional chaining is shown in <u>drawing 4</u>. Drawing 4 shows the explanatory view of conventional technology.

[0004] First, the data on the disk unit which is an external storage once reads continuously like \*\* of the memory 21, and stores. Then, read the header currently beforehand written in the portion of \*\* of the memory 21 for every transfer unit, and it writes in the portion of \*\* of other memories 21, A part of data No.1 in a figure is written in so that the data of the portion of \*\* may be read and it may become an integral multiple of a certain number (for example, 48 bytes) exactly after this. And he divides and carries out chaining and was trying to transmit a header and the remaining data so that it may become an integral multiple of a certain number.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

# EFFECT OF THE INVENTION

[Effect of the Invention] Attached data is written in so that it may become a number at the rear of the 1st data (for example, header) of integral multiples according to this invention, as explained above, Since the composition which divides and carries out chaining of this 1st data and the 2nd data that should be transmitted, and transmits it is adopted, generating of excessive reading and writing can be eliminated within the conventional memory, and improvement in a transfer rate can be aimed at.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

# **TECHNICAL PROBLEM**

[Problem(s) to be Solved by the Invention] For this reason, when creating the header of the integral multiple of a certain number, read a header and write in on other memories, and read from the head of data after this and it writes in, Since the remaining data was divided into the integral multiple of a certain number, chaining was carried out to this created header and it had transmitted via the network, after considering it as the integral multiple of a certain number exactly and creating a header, In order to create a header, read—out and writing occur within a memory, moreover it is necessary to divide into the integral multiple of the remaining numbers of data \*\*\*\*\*\*\*\*\*\*\*, and to perform chaining each time, reading and writing of an excessive memory, etc. occur, and there is a problem of reducing a transfer rate.

[0006] This invention writes in dummy data and creates the header beforehand so that it may become a number at the rear of the 1st data (for example, header) of integral multiples, in order to solve these problems, Chaining of this 1st data and the 2nd data that should be transmitted is carried out, it is transmitted, generating of excessive reading and writing is lost within a memory, and it aims at aiming at improvement in a transfer rate.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

# **MEANS**

[Means for Solving the Problem] With reference to <u>drawing 1</u>, The means for solving a technical problem is explained. In <u>drawing 1</u>, the memory 1 stores a header, data, etc. which it is going to transmit.

[0008] The transfer means 2 takes out a header and data from the memory 1, and transmits them to an address via a network.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

# **OPERATION**

[Function] This invention corresponds to the notice of the start address P2 of the data which is the start address P1 and the 2nd data of a header which are the 1st data and which it is going to transmit, as shown in <u>drawing 1</u>, Transmit collectively the dummy data added beforehand to a network as a block so that the transfer means 2 may serve as an integral multiple of a header and a certain number from the start address P1, and. He divides into a block and is trying to transmit to a network so that it may become an integral multiple of a certain number from the start address P2 continuously.

[0010]Under the present circumstances, he adds the data length which it is going to transmit to the dummy data in a header, and is trying to transmit. He uses the 1st data as the data which is going to transmit a header and the 2nd data, and is trying to transmit it.

[0011] Therefore, write in DAMIDETA and it creates beforehand so that it may become a number which is the 1st data of integral multiples which are in the rear of a header, for example, By dividing and carrying out chaining and transmitting this 1st data and the 2nd data that should be transmitted so that it may become an integral multiple of a certain number, generating of excessive reading and writing etc. is lost within the conventional memory, and it becomes possible to raise a transfer rate.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

#### **EXAMPLE**

[Example]Next, the composition and operation of the example of this invention are explained to details one by one using <u>drawing 3</u> from <u>drawing 1</u>.

[0013] Drawing 1 shows 1 example lineblock diagram of this invention. In drawing 1, the memory 1 tends to store the data which is the header and the 2nd data which are the 1st data and which it is going to transmit. Here, attached data is added and stored so that it may become a number of predetermined number twice currently continued to a header and this header from the address P1. The data (No.1, No.2---) which it is going to transmit from the address P2 is stored in continuation. [0014] Next, the operation at the time of a data transfer is explained.

(1) The transfer means 2 which received the notice of the start address P1 of the header in the memory 1, and the start address P2 of data, The attached data (dummy data) written in beforehand is read so that it may become an integral multiple of a header and a certain number from the address P1, and it transmits to a network like a graphic display transmission image.

[0015](2) Then, divide so that it may become an integral multiple of a certain number from the start address P2 of the data in the memory 1 which received the notice about data, read as a block, and repeat until data is lost [ transmitting to a network like a graphic display transmission image, and ]. [0016]Since it is beforehand written in so that it may become a number of integral multiples which have attached data following a header and this header by the above, If the notice of the start address P1 of a header and the start address P2 of data is received, the transfer means 2, The block of the integral multiple of a certain number is then used like the transmission image of a graphic display, it can transmit to a network one by one, the reading and writing for using the block of the integral multiple of the number which is in the conventional memory 1 become unnecessary, and it becomes possible to carry out data transfer at high speed.

[0017] <u>Drawing 2</u> shows the system block figure of this invention. In <u>drawing 2</u>, the external storages 11 are external storages, such as a magnetic disk drive, and store the data which it is going to transmit to a network.

[0018] The data I/O part 12 writes in attached data into the memory 1 so that it may indicate to drawing 3 mentioned later and may become a number of integral multiples currently continued to the header generated by the header generating part 16, and this header, or, The data read from the external storage 11 is written in the continuation field in the memory 1.

[0019] The transmission section 13 reads a header and data from the memory 1 to every block (data divided into the integral multiple of a certain number), and transmits to a network. The network 14 is a net which transmits the data (a packet, a frame, etc.) transmitted from the transmission section 13 to an address.

[0020] The receive section 15 receives the header and data which have been transmitted via the network 14, takes out data, and hands an application program etc. Next, according to the turn of the explanatory view of <u>drawing 3</u>, operation of the composition of <u>drawing 1</u> and <u>drawing 2</u> is explained in detail.

[0021] <u>Drawing 3</u> shows the explanatory view of this invention of operation. Here, the data I/O part 12, the transmission section 13, the receive section 15, and the header generating part 16 are the same as that of the thing of the same number of <u>drawing 2</u>.

[0022]In drawing 3, S1 generates a header. S2 adds data length. Exactly, this adds attached data to the header generated by S1 so that it may become an integral multiple of a certain number (for example, 48 bytes).

[0023]S3 is written in a memory. This is written in like a graphic display of the header and attached data which made what made the header and attached data which were created by S1 and S2 the integral multiple of a certain number a number of integral multiples which are, for example in the memory 1 of drawing 1.

[0024]S4 reads data. This reads the data which it is going to transmit from the external storage 11. S5 is written in a memory. This writes the data read from the external storage 11 by S4 one by one like "the data of No.1", and "the data of No.2", for example in the continuous field in the memory 1 of drawing 1.

[0025]S6 notifies the pointer of a header unit. This notifies the transmission section 13 of the start address P1 of the header written in the memory 1 by S3, and attached data. S7 notifies the pointer of a data division. This notifies the transmission section 13 of the start address P2 of the data written in the memory 1 by S5.

[0026]When the data transfer directions specified as the address as which the data I/O part 12 was specified by the above are received, Add attached data and it writes in the memory 1 so that it may become a number in the header which consists of an address etc. which the header generating part 16 generated, and which were specified of integral multiples, and the data specified from the external storage 11 is read, and it writes in the memory 1. And the transmission section 13 is notified of the start address P1 of a header and attached data, and the start address P2 of data, and a transmission request is carried out. It means that the number of times of reading and writing is made into the minimum, and is written in on the memory 1 by these based on the header and data which were read from the external storage 11, and transmitting preparation was completed.

[0027]S8, the transmission section 13 transmits a header/data. This transmits a header (header + attached data) and data to a network one by one, respectively from the pointer (start address P1) of a header unit and the pointer (start address P2) of a data division which received the notice by S6 and S7.

[0028] The receive section 15 receives the header to which S9 was transmitted by S8. S10 receives data. This receives data after having received the header by S9.

[0029]S11 is distinguished in received-data length = data length. This distinguishes whether the received-data length which received is equal to the data length set as the header. Since finishing [ reception of all the data ] was turned out in YES, a series of processings are ended. Since it became clear that there is data which has not yet been received on the other hand in NO, it returns to S10 and data receiving is repeated.

[0030]In this example, although a header and data are stored in the memory 1, it may store in a separate memory.

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

#### **DESCRIPTION OF DRAWINGS**

[Brief Description of the Drawings]

[Drawing 1]It is 1 example lineblock diagram of this invention.

[Drawing 2]It is a system block figure of this invention.

[Drawing 3]It is an explanatory view of this invention of operation.

[Drawing 4]It is an explanatory view of conventional technology.

[Description of Notations]


- 1: Memory
- 2: Transfer means
- 11: External storage
- 12: Data I/O part
- 13: Transmission section
- 14: Network
- 15: Receive section

JPO and INPIT are not responsible for any damages caused by the use of this translation.


- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

# **DRAWINGS**

# [<u>Drawing 1</u>] 本発明の1実施例構成図




[Drawing 2] 本 発 明 の システム ブロック 図



[Drawing 3]

# 本発明の動作説明図



# [Drawing 4]

従来技術の説明図

